Skip to content

职位名称、工作技能或公司名字

地点、邮编或“远程”

排序方式

按相关排序按日期排序

距离

职位类型

最低薪资

添加日期

完善您的搜索

排序方式

按相关排序
按日期排序

距离

准确位置
5公里
10公里
15公里
25公里
50公里
100公里

职位类型

全部职位类型
全职
实习
合同工
临时工

最低薪资

所有薪资

添加日期

不限
24小时
7天
14天
30天

134

在上海市, c23的support and deployment engineer个职位

Lead Design Engineer (Virtual Solution)
Cadence Design Systems —上海市
- 全职
15 小时
Lead Design Engineer(Virtual Solution)
Cadence Design Systems —上海市
- 全职
15 小时
R&D PDM Associate - PLM Formulation
Reckitt —上海市
Senior Software Engineer - Gateway - Shanghai
Kong —上海市
- 全职
SW/AI Safety Expert_XC
Bosch Group —上海市
- 全职
快速申请
Android Software Engineer (AI)
Mercedes-Benz Group AG —上海市
8 小时

1
...
5
6
7

我想收到关于上海市, c23 的 support and deployment engineer 的最新职位提醒

一旦登录您的账户，即表明您同意 SimplyHired 的服务条款和我们的Cookie 协议及隐私政策。

Related Searches

上海市, C23
support and deployment engineer in 上海市, C23

Lead Design Engineer (Virtual Solution)

Cadence Design Systems -
上海市

立即申请

职位详情

全职
15 小时前

完整职位描述

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities

Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium)
Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation
Develop end-to-end verification flows including:
- AVIP integration
- Testbench and system modeling
- Bare-metal / driver-level validation
Optimize solutions for performance, scalability, and emulation efficiency
Develop custom test cases, tools, and automation to enable advanced use models (embedded / co-emulation / hybrid flows)
Work closely with cross-functional teams (PE, AE, customers) to debug and resolve system-level issues
Support customer enablement, including bring-up, debug, and solution deployment

Required Qualifications

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with at least 3 years’ experience
Strong expertise in high-speed protocols such as:
- PCIe, CXL, AMBA, UCIe, Ethernet (at least one)
RTL design experience (SystemVerilog / Verilog)
C/C++ development experience for modeling, testbench, or system integration
Hands-on experience with Palladium / Protium / FPGA / emulation platforms is strongly preferred
Good debugging skills for complex system integration issues

Preferred Qualifications

Experience developing or using AVIP (Accelerated VIP) solutions
prototyping)
Knowledge of UVM and verification frameworks
Knowledge of Qemu/Gem5 or other system emulation projects
Experience with multi-language environments (SV + C/C++ + Python)
Familiarity with Emulation/Prototyping flows
Exposure to AI/ML techniques applied to verification or tooling
Strong problem-solving skills and ability to work independently

Soft Skills

Excellent English communication skills (both verbal and written) are required.
Strong learning capability and adaptability to new technologies
Ability to collaborate across global teams
Proactive mindset in problem solving and customer engagement

We’re doing work that matters. Help us solve what others can’t.

立即申请

求职者工具

薪资估测

Country

雇主工具

发布职位

浏览

所有城市

保持联系

联系我们

求职者工具

薪资估测

Country

雇主工具

发布职位

浏览

所有城市

保持联系

联系我们

Country

随时随地搜索职位。

© 2026 SH Inc. SimplyHired 是 Indeed 网站的一部分，使用 SimplyHired 即表示您同意Indeed 条款和条件。

隐私
条款
Cookie
隐私中心
可存取性